UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/722,484	11/28/2003	Fumio Yuuki	520.43305X00	9982	
	7590 11/14/200 TERRY STOUT & K	EXAM	EXAMINER		
ANTONELLI, TERRY, STOUT & KRAUS, LLP 1300 NORTH SEVENTEENTH STREET			WILLIAMS, L	WILLIAMS, LAWRENCE B	
	SUITE 1800 ARLINGTON, VA 22209-3873		ART UNIT	PAPER NUMBER	
			2611		
			MAIL DATE	DELIVERY MODE	
			11/14/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

•						
		Application No.	Applicant(s)			
Office Action Summary		10/722,484	YUUKI ET AL.			
		Examiner	Art Unit			
		Lawrence B. Williams	2611			
Period f	The MAILING DATE of this communication a or Reply	appears on the cover sheet with the	correspondence address			
WHIO - External control contro	HORTENED STATUTORY PERIOD FOR REF CHEVER IS LONGER, FROM THE MAILING ensions of time may be available under the provisions of 37 CFR r SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory perion ure to reply within the set or extended period for reply will, by state reply received by the Office later than three months after the man need patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 1.136(a). In no event, however, may a reply be not will apply and will expire SIX (6) MONTHS frought, cause the application to become ABANDOI	ON. timely filed om the mailing date of this communication. NED (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 04	September 2007.				
2a) <u></u> ☐	This action is FINAL . 2b)⊠ This action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice unde	r Ex parte Quayle, 1935 C.D. 11,	453 O.G. 213.			
Disposit	tion of Claims					
4)🖾	Claim(s) <u>1-8,10,12 and 13</u> is/are pending in	the application.				
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)⊠	Claim(s) 10 and 13 is/are allowed.					
6)⊠	Claim(s) <u>1-5,12 and 13</u> is/are rejected.					
•	Claim(s) <u>6-8</u> is/are objected to.					
8)	Claim(s) are subject to restriction and	d/or election requirement.				
Applicat	tion Papers	•				
9)[The specification is objected to by the Exami	iner.				
10)	The drawing(s) filed on is/are: a) a	ccepted or b) objected to by the	e Examiner.			
	Applicant may not request that any objection to the	he drawing(s) be held in abeyance. S	See 37 CFR 1.85(a).			
	Replacement drawing sheet(s) including the corr					
11)	The oath or declaration is objected to by the	Examiner. Note the attached Office	ce Action or form PTO-152.			
Priority	under 35 U.S.C. § 119					
	Acknowledgment is made of a claim for forei All b) Some * c) None of: Certified copies of the priority docume Certified copies of the priority docume Copies of the certified copies of the priority docume	ents have been received. ents have been received in Application	ation No			
, .	application from the International Bure					
*	See the attached detailed Office action for a I	ist of the certified copies not recei	vea.			
Attachme	nt(s) ice of References Cited (PTO-892)	4) 🔲 Interview Summa	ery (PTO-413)			
2) Noti 3) Info	ice of Preferences Cited (P10-692) ice of Draftsperson's Patent Drawing Review (PTO-948) rmation Disclosure Statement(s) (PTO/SB/08) er No(s)/Mail Date	Paper No(s)/Mail				

Art Unit: 2611

DETAILED ACTION

Response to Arguments

1. Applicant's arguments, see Remarks, filed 04 September 2007, with respect to the rejection(s) of claim(s) 1-8, 10, 12-13 under U.S.C. 102 and U.S.C. 103 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Gaudet U.S. Patent 6,285,726 B1, d'Haene et al. US Patent 6,614,314 B2, and Cheah et al. US Patent 6,888,905 B1.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 3, 5 are rejected under 35 U.S.C. 102(b) as being anticipated by Gaudet (US Patent 6,285,726 B1).
- (1) With regard to claim 3, Gaudet discloses in Fig. 5, a digital-control type clock data recovery circuit comprising: a phase comparator (114) comparing a phase of input data with a phase of a data recovery clock signal generated internally (recovered clock phase mux and interpolator, 106), outputting a DOWN signal to delay said data recovery clock signal when a rising edge of said input data is detected during a first term after said data recovery clock signal (col. 6, lines 41-43, 55-59, 64-65) and outputting an UP signal to set forward the phase of said

Art Unit: 2611

Page 3

data recovery clock signal when a falling edge is detected during a second term before said data recovery clock signal (col. 6, lines 41-43, 55-59, 62-64); a counter (132) for effectuating said UP signal when said UP signal is repeatedly generated and effectuating said DOWN signal when said DOWN signal is repeatedly generated (col. 7, lines 36-41); and a clock phase generation unit (phase selector, 140, phase mux, 142, 142 of phase mux & interpolator, 106) generating said data recovery clock signal and shifting the phase of said data recovery clock signal (RXC, 118 (data recovery clock) shifted through phase mux & interpolator, 106 through div2, 120; col. 5, lines 54-67; Gaudet discloses the clock signal (recovered clock, RXC) phase is adjusted by selecting a different phase of the N available phases provided by a clock generation module) on the basis of the effectuated UP signal and the effectuated DOWN signal (pu/pd) output from said counter (132); and wherein said input data is taken in with a timing of said data recovery clock (col. 3, lines 46-49); Gaudet discloses the RXC (data recovery clock signal) used to control sampling of the data in a phase picker architecture which is which his invention utilizes (col. 5, lines 54-55).

(2) With regard to claim 5, Gaudet also discloses wherein said clock-phase generation unit (106) includes a phase variable delay circuit (222, 138, 136) for generating N clock signals with phases different from each other (144, ph1-ph6) on the basis of a reference clock signal (Fig. 6, 202), and selecting one of said N clock signals as said recovered clock signal in accordance with a phase selection signal (phase selector, 140), where N is a finite number, and a cyclic clock phase pointer (delay selector, 136) setting and changing said phase selection signal in accordance with the effectuated UP signal and the effectuated DOWN signal (up/dn).

Application/Control Number: 10/722,484 Page 4

Art Unit: 2611

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cheah et al. (US Patent 6,888,905 B1) in view of d'Haene et al. (US Patent 6,614,314 B2).

Cheah et al. discloses in Fig(s). 16A-D, a data recovery method for generating a recovered clock signal (recovered clock) from said input data (oversampled data signal, 52) on the basis of a timing of said recovered clock signal, wherein a position of an edge of said input data is compared with a position of an edge of said recovered clock signal, and said edge of said recovered clock signal is kept away from said edge of said input data if a gap between said edge of said recovered clock signal and said edge of said input data becomes smaller than a predetermined reference value (col. 6, lines 42-67). Cheah et al. teaches increasing the counter by a cycle to advance the data signal when the leading edge of the recovered clock signal is "too close" to the falling edge of the data signal. A predetermined reference value signifying "too close" would be an inherent feature for proper operation of the timing recovery unit.

Cheah et al. does not disclose taking in said input data on the basis of a timing of said recovered clock signal.

However, d'Haene et al. discloses in Fig. 1, taking in input data on the basis of a timing of said recovered clock signal (col. 1, lines 37-42). d'Haene et al. teaches utilization of the

Art Unit: 2611

recovered clock signal to sample the input data signal in order to reduce or remove random phase deviations (jitter).

It would have been obvious to one skilled in the art at the time of invention to take in the input data on the basis of a recovered clock signal in order to reduce or remove random phase deviations (jitter) as disclosed by d'Haene et al.

6. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cheah et al. (US Patent 6,888,905 B1) in view of d'Haene et al. (US Patent 6,614,314 B2) as applied to claim 1 above, and further in view of Lee et al. (US 2002/0085656 A1).

As noted above, Cheah et al. in combination with d'Haene et al. disclose all limitations of claim 1 above. They do not disclose wherein a cycle of a reference clock signal is divided into N portions to generate N clock signals with phases different from each other, where N is a finite number, and one of said clock signals is selected as said recovered clock signal.

However, Lee et al. discloses in Fig. 4, a data recovery system wherein a cycle of a reference clock (402) signal is divided into N portions to generate N clock signals with phases different from each other, where N is a finite number (Fig. 4, pg. 3, paragraph 0030), and one of said clock signals is selected as said recovered clock signal (pg. 3, paragraph 0031; Lee et al. discloses the data sampler latching data on the triggering of the clock signals to provide recovered data. Thus the three phase clock signals act as recovered clock signals).

It would have been obvious to one skilled in the art at the time of invention to incorporate the teachings of Lee et al. as a method of accurate phase tracking for a data link.

Art Unit: 2611

7. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Gaudet (US Patent 6,285,726 B1) as applied to claim 1 above, and further in view of Applicant's Admitted Prior Art.

Claim 4 inherits all limitations of claim 3, above. As noted above, Gaudet discloses all limitations of claim 3. Gaudet does not disclose wherein the phase generating unit shifts the phase of said data recovery signal so as to separate an edge of said data recovery clock signal away from said rising and falling edge of said input data by a predetermined time gap.

However, Applicant's Admitted Prior Art teaches in Fig. 2, wherein the phase generating unit shifts the phase of said data recovery signal so as to separate an edge of said data recovery clock signal away from said rising and falling edge of said input data by a predetermined time gap (T/N).

It would have been obvious to one skilled in the art at the time of invention to incorporate the teachings of the prior art as a known method of reducing phase deviations (jitter).

8. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over d'Haene et al. (US Patent 6,614,314 B2) in view of Cheah et al. (US Patent 6,888,905 B1).

d'Haene et al. discloses in Fig(s). 1, 2, 3a, a digital-control type clock data recovery circuit comprising: a control circuit (10) for comparing a position of an edge of data (22) with a position of an edge of a data recovery clock signal (20) in an eye (Fig. 3a) narrowed by high-frequency phase deviations (jitter) of said data, wherein said data is taken in with a timing of said edge of said data recovery clock signal (col. 1, lines 37-42), and wherein said control circuit

Page 7

Application/Control Number: 10/722,484

Art Unit: 2611

executes said control for placing said data recovery clock signal in an eye narrowed by high-frequency phase deviations (jitter) (col. col. 1, lines 27-50, col. 2, lines 55-59).

d'Haene et al. does not disclose execution of control to prevent a distance between said position of said edge of said data recovery clock signal and said position of said edge of data from becoming smaller than a predetermined value.

However, Cheah et al. teaches execution of control to prevent a distance between a position of an edge of said data recovery clock signal and a position of an edge of data from becoming smaller than a predetermined value (col. 6, lines 42-67). Cheah et al. teaches increasing the counter by a cycle to advance the data signal when the leading edge of the recovered clock signal is "too close" to the falling edge of the data signal. A predetermined value signifying "too close" would be an inherent feature for proper operation of the timing recovery unit.

It would have been obvious to one skilled in the art at the time of invention to incorporate the teachings of Cheah et al. to prevent misalignment of the leading edge of the clock signal and midpoint of the data signal to prevent transmission errors.

Allowable Subject Matter

9. Claims 10, 13 are allowed.

Application/Control Number: 10/722,484 Page 8

Art Unit: 2611

10. Claims 6-8 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

11. The following is a statement of reasons for the indication of allowable subject matter:

The instant application discloses a digital-control type clock data recovery circuit. A search of prior art references has failed to teach or suggest, a digital-control type clock data recovery circuit:

"wherein said function to track a wander of input data by comparing a position of an edge of said input data with a position of an edge of a clock signal is executed under a condition expressed by a relation given as follows: B x sin (2Π x Ta/Tw) < T/N where symbol B denotes a maximum phase change of said input data over a long period of time, symbol Ta denotes a loop delay, which is a period of time between an output operation carried out by a counter and a first phase comparison, symbol Tw denotes a phase deviation period, symbol T denotes a clock period, symbol N denotes the number of phase divisions, and T/N denotes a difference between 2 adjacent phases determined by said number of phase divisions N" as disclosed in claim 10.

"wherein said control circuit compares said position of said edge of said data recovery clock signal with said position of said edge of said data at a first predetermined frequency and changes a phase of said data clock recover signal at a second predetermined frequency not exceeding said first predetermined frequency", as disclosed in claim 13.

Art Unit: 2611

Conclusion

12. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- a.) Hall discloses in US Patent 4,808,884 High Order Digital Phase-Locked Loop System, monitoring the occurrences of transition pulses to determine whether or not they occur in an up, central or down region.
- b.) Ibukuro et al. discloses in US 2003/0215043 A1 PLO Device, sampling input data with a recovered clock signal.
- c.) Shirota et al. discloses in US Patent 7,120,216 B2 Data/Clock Recovery Circuit For Recovering Data and Clock Signal With High Accuracy.
- 13. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Application/Control Number: 10/722,484 Page 10

Art Unit: 2611

14. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Lawrence B Williams whose telephone number is 571-272-3037.

The examiner can normally be reached on Monday-Friday (8:00-6:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Ghayour Mohammad can be reached on 571-272-3021. The fax phone number for

the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Lawrence B. Williams

lbw

November 11, 2007

MOHAMMED CHAYOUR
SUPERVISORY PATENT EXAMINER